On Chip Calibration For A 7 Bit Comparator Based Asyncronous Binary Search (CABS) A/D Converter
نویسندگان
چکیده
An on-chip calibration technique has been proposed for a 7-bit Comparator Based Asynchronous Binary Search (CABS) A/D Converter. The proposed design is veri-fied using an 8-bit, 3.3V, 10 MS/s Asynchronous SAR A/D Converter by integrating the calibration scheme into the A/D Converter. The 8-bit Asynchronous SAR A/D Converter consists of a track-and-hold followed by a two-step conversion process. The two-step architecture consists of a 1-bit course and a 7-bit fine converter. The 1-bit coarse converter is implemented using the SAR-CC principle and the 7-bit fine converter is implemented using the CABS principle. The 7-bit CABS sub-A/D converter consists of 127 comparators with differ-ent threshold voltages. All these 127 comparators with different threshold voltages are calibrated using a calibration technique in which the thresholds are adjusted to the desired value by tuning the total current flowing through the differential pair in the comparator circuit. The calibration technique and the A/D converter have been designed in 0.18 mm CMOS technology with a supply voltage of 3.3 V. The simulation results showed an ENOB of 6.7 for SNDR of 42.09 dB at Nyquist frequency.
منابع مشابه
Digital Calibration Method for Binary-Weighted Current-Steering D/A-Converters without Calibration ADC
A new digital calibration scheme for a 14 bit binary weighted current-steering digital-to-analog converter (DAC) is presented. This scheme uses a simple current comparator for the current measurement instead of a high-resolution ADC. Therefore, a faster calibration cycle and smaller additional circuits are possible compared to the scheme with the high-resolution ADC. In the proposed calibration...
متن کاملA 12-bit 50M samples/s digitally self-calibrated pipelined ADC
This thesis describes the different aspects of the design and implementation of a I2-bit 50M samplesjs pipelined non-binary radix 1.9 analog-to-digital converter. The converter architecture is made up of 14 stages with an interstage gain of 1.9 (non-binary radix). Each stage is made of one fully differential sample-and-hold amplifier (SHA), a I-bit sub-ADC (basically one comparator) and a I-bit...
متن کاملFully Integrated Low-Noise Readout Circuit with Automatic Offset Cancellation Loop for Capacitive Microsensors
Capacitive sensing schemes are widely used for various microsensors; however, such microsensors suffer from severe parasitic capacitance problems. This paper presents a fully integrated low-noise readout circuit with automatic offset cancellation loop (AOCL) for capacitive microsensors. The output offsets of the capacitive sensing chain due to the parasitic capacitances and process variations a...
متن کاملNon-binary Pipeline Analog-to-Digital Converter Based on β-Expansion
This paper proposes a pipeline analog-to-digital converter (ADC) with non-binary encoding technique based on β-expansion. By using multiply-by-β switched-capacitor (SC) multiplying digital-to-analog converter (MDAC) circuit, our proposed ADC is composed by radix-β (1 < β < 2) 1 bit pipeline stages instead of using the conventional radix-2 1.5 bit/1 bit pipeline stages to realize non-binary anal...
متن کاملLow Power Low Voltage Current Mode Pipelined A/D Converters
This paper presents two prototypes of low power low voltage current mode 9 bit pipelined a/d converters. The first and the second converters are configured of 1.5 bit and 2.5 bit stages, respectively. The a/d converter structures are composed of current mode building blocks and final comparator block which converts the analog current signal into digital voltage signal. All building blocks have ...
متن کامل